RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design

CREATESPACE

Pages: 488, Edition: 1, Paperback, CreateSpace Independent Publishing Platform

Compare prices (2 shops)

Sort: Price: lowest first Price: highest first

shop	Price	Action
	75,00 GBP	Go to shop
	89,36 GBP	Go to shop

Similar products

Qualitative Simulation Modeling and Analysis: 5 (Advances in Simulation, 5)
From 78,50 EUR
Underwater Acoustic Modeling and Simulation
From 184,14 EUR
Hybrid Modeling and Simulation - 9783031599989
From 128,96 EUR
Data Modeling for Metrology and Testing in Measurement Science (Modeling and Simulation in Science, Engineering and Technology)
From 179,99 EUR
Agent-Based Modeling and Simulation I: Practical guide to the analysis of complex systems (System Dynamics Modeling with Vensim)
From 33,99 EUR
Hands-On Simulation Modeling with Python: Develop simulation models for improved efficiency and precision in the decision-making process, 2nd Edition
From 38,99 EUR